Abstract-An analytical model for the above-threshold characteristics of long-channel, small-grain and thin channel polysilicon thin film transistors (TFT's) is presented. This model is constructed by considering the barrier potential and the carrier trapping effect at grain boundaries of the channel. A band tail state located at E,-0.15 eV is taken into account to simulate the I-V characteristics. Based on the model, the theoretically simulated results show good agreement with the experimental data of the plasma-passivated and unpassivated TFT devices in a wide range of the gate, drain biases and the temperature. The correlation of the transconductance to the gate bias is also investigated. It is found that the decrease of grain-boundary barrier potential with the gate voltage enhances the transconductance, while this enhancement effect becomes insignificant and causes the decrease of the transconductance at the high gate bias.
. For those models, once the inversion is reached and all traps are filled for a TET device, any further increase in the gate bias will substantially enhance the channel conductance. However, from the experimental observation, the above-threshold characteristics of polysilicon TFTs is much different that in c-Si MOSFET [ 1 11. In previous investigations [3]-[5] , the correlation of trap-states to device characteristics has been established. It is found that the above-threshold characteristics, likely mobility, of a polysilicon TIT is not dependent on the midgap deep-states but on the band tail-states [31-[51. In this paper, an analytical model for the I-V characteristics of polysilicon TFT's is developed. It is found that a tail-state 0018-9383/95$04.W 0 1995 IEEE located at the energy level E,-0.15 eV must be taken into account to simulate the I-V characteristics. The developed model can well simulate experimental data measured on the plasma-passivated and unpassivated TFT devices over a wide range of the gate, drain biases and the temperature. It is shown that the decrease of the drain current is caused by the trappings of the gate-induced free carriers at tail-states. The relationship of the transconductance with the gate voltage can also be explained by this model.
THE MODEL
The physical model for the TFT device studied in this work is shown in Fig. l(a) in its cross-sectional view. Fig. lib) and (c) show the energy band diagrams of the grain in the channel under fully depleted and partially depleted conditions respectively. Although the experimental results had demonstrated that the density of defect states in the polysilicon is continuous across the forbidden band gap 1121-[14], in our model, for simplification, only a tail-state level located at E, -Et, is considered. We do not consider the effect of midgap deep-states on the above-threshold characteristics of polysilicon TFT's because they mainly affect the belowthreshold characteristics [3], [5] and the density of deep states is much smaller than that of tail-states [ 121-1 141. In one grain, the total charge density per unit volume can be expressed as
By solving Poisson's equation, we obtained that the potential $(z) at grain-boundary depletion region is proportional to N . x2 [15] , [16] . By using the model proposed by Lu ef al.
[16], we calculated the grain-boundary depletion width W d and the grain-boundary barrier potential $b from the trapped carrier areal density on grain boundaries using the Fermi-Dirac statistics and the grainboundary depletion approximation. From the charge-neutrality condition, the depletion width near the grain boundary can be calculated to be The critical carrier concentration N * necessary to transfer the grain from the fully depleted condition to the partially depleted condition can be calculated by setting 2Wd = L,.
When the grains are fully depleted, the grain-boundary depletion width Wd is equal to Lg and the barrier potential of grain boundaries can be given by 1161:
Because some of gate-induced carriers are trapped in grain boundaries, the effective free carrier concentration n,ff for conduction in one grain can be determined by integrating the free carrier concentration over one grain:
Based on the symmetrical semiconductor-to-semiconductor junction model r 161. the effective free carrier concentration When the grain is partially depleted, the barrier potential of grain boundaries can be expressed as [ 161
The effective free carrier concentration for a partially depleted grain becomes [ 151, [ 161 We consider that an N-channel TFT which has an intrinsic polysilicon channel. The same derivation can be applied to a P-channel TlT. For an N-channel TFT, once inversion is reached, n >> p and NA -N i 0, and the total charged carrier concentration N is approximately equal to the gateinduced carrier (electron) concentration n. The gate-induced carrier concentration per unit volume in the strong-inversion channel can be expressed as (7) In the above, we assumed that the gate-induced carriers occupy uniformly the total polysilicon channel thickness t, .
This is true for a thin film SO1 MOSFET with a small Si film thickness (< 500 A) and a sufficiently low doping concentration (< 1015 ~m -~) .
For this case, the electrostatic potential inside the Si film is nearly constant [19].
In the polysilicon channel, the channel mobility is contributed both by the grain mobility pg and by the grain boundary mobility P g b , i.e. it can be empirically described as [61, 181, P I p -l = p i 1 + P i ; 
In (9), the grain-boundary barrier potential 4 b is calculated from (2) or (3, and all the gate-induced carrier are considered to conduct in the channel. Since some of the free charges are trapped in the grain boundary, we replace n ( x ) by n ,~( x ) .
Equations (4) and (6), instead of (l), are used and (9) can then be rederived to be function of z because the channel potential V ( x ) in (7) is varied from the source end to the drain end. Assuming that the channel potential at Vg -T/th > Vd is linearly dependent on the drain bias [21] and the E, = Vd/L, the gate-induced carrier concentration can be expressed as From (4), (6), (10) and (ll), the relationship of I d to V, and V d can be calculated. At small drain bias, the gate-induced carriers are assumed to be uniformly distributed in the x-direction and (10) can be simplified as 
RESULTS AND DISCUSSIONS
A. I-V Characteristics Fig. 2(a) and (b) show the simulated I d -V, curves at Vd = 0.1 V for the devices with different trap-state densities and trap energy levels respectively. The simulated curves were calculated by (12). It is clearly seen that the drain current is dependent on the trap-state density and also on the trap energy level location. The higher the trap-state density is and the closer to the midgap the trap energy level is and the smaller the drain current is. In Fig. 2(b) , there is not much difference on the drain currents if the trap-level is below E,-0.2 eV. To verify the derived model, coplanar structure N-channel polysilicon TFT's were fabricated on thermally oxidized silicon substrates. The polysilicon channel thickness was 430 8, and the gate oxide thickness was 385 8,. The grain size of the polysilicon channel was about 2000 8, by Transmission Electron Microscopy (TEM) observation. Among the experimental devices, some of them were subjected to H2-plasma treatment to passivate the trap-state density. The details of the fabrication process were described in [22] . Fig. 3 shows the I d -Vd plot for different gate voltages for a plasmapassivated device, where the solid curves are theoretically computed curves and the dotted data are the experimentally measured values. All devices were measured and simulated W / L = 4 0 p d l O p m . The theoretical curves in Fig. 3 were calculated by (10). It can be seen that the theoretical data and the experimental curve fit very well. In fitting the theoretical data with the experimental curves, the value of Ntt and its location needed to be determined. The Ntt value obtained from this fitting was 1.42 x 1012 cmP2 and its location was at E, -0.15 eV. The prefactor of the grain boundary mobility po is 30 cm2/V. sec. Fig. 4 shows another two fitting curves for the drain currents at v d = 0.1 v versus (v, -&h) for two devices, where one is a plasma-passivated device and the other is an unpassivated device, and the theoretical data were computed from (12). Also, very good fittings are obtained and the values for N t t ; E,, and Gh used were those listed in Table  I , where the Vth values were experimentally obtained from the intercept of the -V, curves of the device. It is seen that the trap-state density was reduced from 2.57 x 1012 cm-2 to 1.42 x 1012 cmP2 after hydrogenation, while the location of the trap-state level was unchanged. Fig. 5 shows the I d plots for the same plasma-passivated device but for two different temperatures 22°C and 100°C. In this figure, the N,, value and its location were kept the same and the Id's are plotted in a linear scale in the range of 0 -12 x A. 10 Good fittings are also obtained for the theoretical curves and the experimental data. In order to further study the temperature effect on our proposed model, the activation energies for the drain currents of the plasma-passivated and the unpassivated devices were measured and derived. The Id's were measured at the temperature range from 22-150°C and the activation energies of their variations with respect to the temperature were deduced for different applied gate voltages. The results are shown in Fig. 6 . For comparison, the theoretical curves derived based on the Levinson's model [6] are also included where Nt is the midgap areal trap-state density at the grain boundary. In Fig. 6 , our model shows a good agreement with the experimental data, while the Levinson's model seems to overestimate the values, especially at the low 1; -Vth bias, which is the same as the report of [23] . For our model, as the device is just tumed on, the position of Fermi-level at the grain boundary is still below the position of the trap energy level at the grain boundary as shown in Fig. l(b) , where the trap-states are partially charged. While, in the Levinson's model, only the midgap deep-states are considered. As the device is tumed on, the deep-states are fully charged, which causes a large grainboundary barrier potential. As a result, the activation energy is overestimated. This overestimation of the activation energy also causes the underestimation of the drain current at the low gate voltage as reported in [8].
In addition, the ratios of the effective free carrier concentration to the gate-induced carrier concentration calculated from our model for the two devices of Fig. 4 are plotted in Fig. 7 as a function of the gate voltage. It is seen that for the unpassivated device with a larger Ntt, this srA,fi/n ratio is smaller, especidly at the low v, -&h bias. Even at a large V, -&h bias (> 10 V), the effective free carrier concentration is still 5% smaller than the gate-induced carrier concentration. This means that for a polysilicon TFT with a large trap-state density Ntt , beside the relatively large barrier potential of grain boundaries, which affects the mobility of the carriers, the small effective carrier concentration is also a factor which reduces the drain current of the device.
B. gm -V, Characteristics
An important device characteristic is transconductance which is used to calculate the field effect mobility. It is The solid lines represent the simulated result and the dots represent the experimental data.
defined as
We place (1 2) into (1 3) and obtain an analytical expression for the transconductance: exists. While, at this point of small V, -I&,, the gm value is too small to be considered. It is noted that gml is related to the change of the effective free carrier concentration with respect to V,, while g m 2 , which is not observed in the single crystal Si MOSFET, is related to the change of the barrier potential of grain boundaries with respect to the gate bias. In other words, gm2 is caused by the gate-bias-induced grain-boundary barrier lowering. Fig. 8(a) and (b) show the plots of gml,gm2 and the total gm = gml + gm2 for the unpassivated and passivated devices respectively, where the experimental dots are also included. The theoretically computed curves agree with the experimental data very well. The transconductance increases first with the applied Vg and then decreases. In addition, the gate voltage where gm reaches the maximum increases with Ntt because the gate-induced carrier concentration required to screen the potential barrier is increased. From Fig. 8 , it is 'SILICON TRANSISTORS 1245 observed that the decrease of gm is due to the decrease of gm2. The component gm2 in the transconductance is caused by the effect of the grain-boundary barrier potential decrease with the gate voltage. At the low gate voltage, the grain-boundary barrier potential decreases with the gate voltage. However, as the gate voltage reaches a value such that the Fermi-level at the grain boundary is above the trap level, the decrease of the grain-boundary barrier potential will become increasingly small. That is, the value of the -&$b/aV, term in (14) becomes smaller. This is the reason that gm2, consequently gm in Fig. 8 , decrease as the V, -Vth is above 8 V. It is interesting to note that when the transconductance is used to calculate the field effect mobility, the field effect mobility will decrease at high gate bias even when no vertical electric field-induced scattering is considered 1241.
IV. CONCLUSION
In this paper, an analytical model for the above-threshold characteristics of long-channel, small-grain and thin channel polysilicon TFT's has been presented. In the model, a taillevel located at the position of E,-0.15 eV is considered. As a result of the inclusion of this trap level, the derived model can fit the I-V characteristics of the polysilicon TFT's in a wide range of the gate, drain voltages and the temperature. Also, the model can explain the behavior of the transconductance of the devices. At the low gate bias, gln increases with the gate bias due to the increase of the gate-induced free carrier concentration and the gate-bias-induced grain-boundary barrier lowing. At the high gate bias, gm decreases since the gate-biasinduced grain-boundary barrier lowing decreases. 
